The RISC-V Summit North America, held on 22-23 October 2025 in Santa Clara, California, showcased the latest CPU cores featuring new vector processors, high-speed interfaces, and peripheral subsystems ...
As the EPI completes its second stage, it speaks to some of its project partners to find out more about the processors being developed by the project ...
Hsinchu, Taiwan, Oct. 21, 2024 (GLOBE NEWSWIRE) -- Andes Technology, a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V ...
Ventana Micro Systems as announced the introduction of its latest marvel in the Veyron lineup—the Veyron V2. Marketed as the highest performance RISC-V processor to date, it’s clear that Ventana has ...
Most chips today are built from a combination of customized logic blocks that deliver some special sauce, and off-the-shelf blocks for commonplace technologies such as I/O, memory controllers, etc.
TAIPEI, Taiwan & HAIFA, Israel--(BUSINESS WIRE)--Andes Technology Corporation (TWSE: 6533), a leading supplier of RISC-V processor IP, and proteanTecs, a global leader of health and performance ...
SANTA CLARA, Calif.--(BUSINESS WIRE)--SiFive, Inc., the pioneer and leader of RISC-V computing today announced two new products designed to address new requirements for high performance compute. The ...
ARM has unveiled a new, highly flexible type of vector processing instruction that it plans to debut in HPC markets and businesses. Share on Facebook (opens in a new window) Share on X (opens in a new ...
Cray plans to create a new supercomputing platform combining four types of processing capability in a blade server architecture. Cray Inc. plans to create a new supercomputing platform combining four ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results