Abstract: Functional verification of accelerator designs generated through High-Level Synthesis (HLS) requires users to write low-level testbenches and feed them to a Register-Transfer Level (RTL) ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results